



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019


Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021



Hardware		Software	
CPU Name:	AMD EPYC 7282	OS:	SUSE Linux Enterprise Server 15 SP2 (x86_64)
Max MHz:	3200	Compiler:	kernel version
Nominal:	2800	Parallel:	5.3.18-22-default
Enabled:	32 cores, 2 chips, 2 threads/core	Firmware:	C/C++/Fortran: Version 3.2.0 of AOCC
Orderable:	1,2 chips	File System:	No
Cache L1:	32 KB I + 32 KB D on chip per core	System State:	Version 4.2.2b released May-2022
L2:	512 KB I+D on chip per core	Base Pointers:	xfs
L3:	64 MB I+D on chip per chip, 16 MB shared / 4 cores	Peak Pointers:	Run level 3 (multi-user)
Other:	None	Other:	64-bit
Memory:	2 TB (16 x 128 GB 4Rx4 PC4-3200AA-L)	Power Management:	32/64-bit
Storage:	1 x 960 GB M.2 SSD SATA	Other:	jemalloc: jemalloc memory allocator library v5.1.0
Other:	None	Power Management:	BIOS and OS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	64	621	164	620	164	622	164	64	620	164	622	164	621	164
502.gcc_r	64	544	167	543	167	545	166	64	418	217	420	216	419	216
505.mcf_r	64	325	318	320	323	324	320	64	309	335	310	334	309	335
520.omnetpp_r	64	896	93.7	898	93.5	898	93.5	64	896	93.7	898	93.5	898	93.5
523.xalancbmk_r	64	387	175	387	175	385	175	64	217	311	219	309	218	310
525.x264_r	64	224	500	223	503	223	503	64	224	500	223	503	223	503
531.deepsjeng_r	64	400	183	400	183	399	184	64	397	185	398	184	398	184
541.leela_r	64	551	193	549	193	549	193	64	547	194	546	194	547	194
548.exchange2_r	64	291	575	290	579	290	579	64	289	580	289	581	289	581
557.xz_r	64	572	121	573	121	574	120	64	572	121	573	121	574	120

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The AMD64 AOCC Compiler Suite is available at
<http://developer.amd.com/amd-aocc/>

Submit Notes

The config file option 'submit' was used.
'numactl' was used to bind copies to the cores.
See the configuration file for details.

Operating System Notes

'ulimit -s unlimited' was used to set environment stack size limit
'ulimit -l 2097152' was used to set environment locked pages in memory limit

runcpu command invoked through numactl i.e.:
numactl --interleave=all runcpu <etc>

To limit dirty cache to 8% of memory, 'sysctl -w vm.dirty_ratio=8' run as root.
To limit swap usage to minimum necessary, 'sysctl -w vm.swappiness=1' run as root.
To free node-local memory and avoid remote memory usage,
'sysctl -w vm.zone_reclaim_mode=1' run as root.
To clear filesystem caches, 'sync; sysctl -w vm.drop_caches=3' run as root.
To disable address space layout randomization (ASLR) to reduce run-to-run
variability, 'sysctl -w kernel.randomize_va_space=0' run as root.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Operating System Notes (Continued)

To enable Transparent Hugepages (THP) only on request for base runs,
'echo madvise > /sys/kernel/mm/transparent_hugepage/enabled' run as root.

To enable THP for all allocations for peak runs,
'echo always > /sys/kernel/mm/transparent_hugepage/enabled' and
'echo always > /sys/kernel/mm/transparent_hugepage/defrag' run as root.

Environment Variables Notes

Environment variables set by runcpu before the start of the run:

```
LD_LIBRARY_PATH =
    "/home/cpu2017/amd_rate_aocc320_milanx_A_lib/lib;/home/cpu2017/amd_rate_
    aocc320_milanx_A_lib/lib32:"
```

MALLOC_CONF = "retain:true"

Environment variables set by runcpu during the 523.xalancbmk_r peak run:

MALLOC_CONF = "thp:never"

General Notes

Binaries were compiled on a system with 2x AMD EPYC 7742 CPU + 1TiB Memory using OpenSUSE 15.2

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

jemalloc: configured and built with GCC v4.8.2 in RHEL 7.4 (No options specified)

jemalloc 5.1.0 is available here:

<https://github.com/jemalloc/jemalloc/releases/download/5.1.0/jemalloc-5.1.0.tar.bz2>

Platform Notes

SMT Mode set to Enabled

NUMA nodes per socket set to NPS4

ACPI SRAT L3 Cache As NUMA Domain set to Enabled

DRAM Scrub Time set to Disabled

Determinism Slider set to Power

Memory Interleaving set to Disabled

APBDIS set to 1

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Platform Notes (Continued)

```
Sysinfo program /home/cpu2017/bin/sysinfo
Rev: r6622 of 2021-04-07 982a61ec0915b55891ef0e16acafc64d
running on localhost Wed Sep 7 20:00:05 2022
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

```
From /proc/cpuinfo
model name : AMD EPYC 7282 16-Core Processor
  2 "physical id"s (chips)
  64 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
  cpu cores : 16
  siblings   : 32
  physical 0: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
  physical 1: cores 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
```

From lscpu from util-linux 2.33.1:

```
Architecture:           x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         43 bits physical, 48 bits virtual
CPU(s):                64
On-line CPU(s) list:  0-63
Thread(s) per core:   2
Core(s) per socket:   16
Socket(s):             2
NUMA node(s):          8
Vendor ID:             AuthenticAMD
CPU family:            23
Model:                 49
Model name:            AMD EPYC 7282 16-Core Processor
Stepping:               0
CPU MHz:                3193.153
CPU max MHz:           2800.0000
CPU min MHz:           1500.0000
BogoMIPS:              5589.29
Virtualization:        AMD-V
L1d cache:              32K
L1i cache:              32K
L2 cache:                512K
L3 cache:                16384K
NUMA node0 CPU(s):     0-3,32-35
NUMA node1 CPU(s):     4-7,36-39
NUMA node2 CPU(s):     8-11,40-43
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Platform Notes (Continued)

NUMA node3 CPU(s): 12-15,44-47
NUMA node4 CPU(s): 16-19,48-51
NUMA node5 CPU(s): 20-23,52-55
NUMA node6 CPU(s): 24-27,56-59
NUMA node7 CPU(s): 28-31,60-63

Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt pdpe1gb rdtscp lm constant_tsc rep_good nopl nonstop_tsc cpuid extd_apicid aperfmpf perf_pni pclmulqdq monitor ssse3 fma cx16 sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand lahf_lm cmp_legacy svm extapic cr8_legacy abm sse4a misalignsse 3dnowprefetch osvw ibs skinit wdt tce topoext perfctr_core perfctr_nb bpext perfctr_llc mwaitx cpb cat_13 cdp_13 hw_pstate sme ssbd mba sev ibrs ibpb stibp vmmcall fsgsbase bmi1 avx2 smep bmi2 cqmq rdt_a rdseed adx smap clflushopt clwb sha_ni xsaveopt xsavec xgetbv1 xsaves cqmq_llc cqmq_occup_llc cqmq_mbm_total cqmq_mbm_local clzero irperf xsaveerptr wbnoinvd arat npt lbrv svm_lock nrrip_save tsc_scale vmcb_clean flushbyasid decodeassists pausefilter pfthreshold avic v_vmsave_vmload vgif umip rdpid overflow_recov succor smca

/proc/cpuinfo cache data
cache size : 512 KB

From numactl --hardware

WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 8 nodes (0-7)
node 0 cpus: 0 1 2 3 32 33 34 35
node 0 size: 257862 MB
node 0 free: 257643 MB
node 1 cpus: 4 5 6 7 36 37 38 39
node 1 size: 258045 MB
node 1 free: 257776 MB
node 2 cpus: 8 9 10 11 40 41 42 43
node 2 size: 258045 MB
node 2 free: 257815 MB
node 3 cpus: 12 13 14 15 44 45 46 47
node 3 size: 245936 MB
node 3 free: 245718 MB
node 4 cpus: 16 17 18 19 48 49 50 51
node 4 size: 258045 MB
node 4 free: 257843 MB
node 5 cpus: 20 21 22 23 52 53 54 55
node 5 size: 258045 MB
node 5 free: 257843 MB
node 6 cpus: 24 25 26 27 56 57 58 59
node 6 size: 258045 MB
node 6 free: 257834 MB
node 7 cpus: 28 29 30 31 60 61 62 63
node 7 size: 258010 MB

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Platform Notes (Continued)

```
node 7 free: 257812 MB
node distances:
node   0   1   2   3   4   5   6   7
 0: 10 11 11 11 32 32 32 32
 1: 11 10 11 11 32 32 32 32
 2: 11 11 10 11 32 32 32 32
 3: 11 11 11 10 32 32 32 32
 4: 32 32 32 32 10 11 11 11
 5: 32 32 32 32 11 10 11 11
 6: 32 32 32 32 11 11 10 11
 7: 32 32 32 32 11 11 11 10

From /proc/meminfo
MemTotal:      2101287032 kB
HugePages_Total:      0
Hugepagesize:     2048 kB

/sys/devices/system/cpu/cpu*/cpufreq/scaling_governor has
performance

From /etc/*release* /etc/*version*
os-release:
  NAME="SLES"
  VERSION="15-SP2"
  VERSION_ID="15.2"
  PRETTY_NAME="SUSE Linux Enterprise Server 15 SP2"
  ID="sles"
  ID_LIKE="suse"
  ANSI_COLOR="0;32"
  CPE_NAME="cpe:/o:suse:sles:15:sp2"

uname -a:
Linux localhost 5.3.18-22-default #1 SMP Wed Jun 3 12:16:43 UTC 2020 (720aeба) x86_64
x86_64 x86_64 GNU/Linux

Kernel self-reported vulnerability status:

CVE-2018-12207 (iTLB Multihit):          Not affected
CVE-2018-3620 (L1 Terminal Fault):        Not affected
Microarchitectural Data Sampling:          Not affected
CVE-2017-5754 (Meltdown):                 Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store
                                              Bypass disabled via prctl and
                                              seccomp
CVE-2017-5753 (Spectre variant 1):        Mitigation: usercopy/swaps
                                              barriers and __user pointer
                                              sanitization
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

Test Date: Sep-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021

Platform Notes (Continued)

CVE-2017-5715 (Spectre variant 2):

Mitigation: Full AMD retpoline,
IBPB: conditional, IBRS_FW, STIBP:
conditional, RSB filling

CVE-2020-0543 (Special Register Buffer Data Sampling): Not affected

CVE-2019-11135 (TSX Asynchronous Abort): Not affected

run-level 3 Apr 17 06:12

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sda2	xfs	223G	11G	213G	5%	/

From /sys/devices/virtual/dmi/id
Vendor: Cisco Systems Inc
Product: UCSC-C225-M6S
Serial: WZP252408JE

Additional information from dmidecode 3.2 follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

16x	0xCE00	M386AAG40AM3-CWE	128 GB	4 rank	3200
16x	Unknown	Unknown			

BIOS:

BIOS Vendor:	Cisco Systems, Inc.
BIOS Version:	C225M6.4.2.2b.0.0509222122
BIOS Date:	05/09/2022
BIOS Revision:	5.14

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C      | 502.gcc_r(peak)
-----
AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin
-----
```



```
=====
=====
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Compiler Version Notes (Continued)

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C | 502.gcc_r(peak)

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C | 500.perlbench_r(base, peak) 502.gcc_r(base) 505.mcf_r(base, peak)
| 525.x264_r(base, peak) 557.xz_r(base, peak)

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: x86_64-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C++ | 523.xalancbmk_r(peak)

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)
Target: i386-unknown-linux-gnu
Thread model: posix
InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Compiler Version Notes (Continued)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C++ | 523.xalancbmk_r(peak)

=====

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)

Target: i386-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

C++ | 520.omnetpp_r(base, peak) 523.xalancbmk_r(base)
| 531.deepsjeng_r(base, peak) 541.leela_r(base, peak)

=====

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

=====

Fortran | 548.exchange2_r(base, peak)

=====

AMD clang version 13.0.0 (CLANG: AOCC_3.2.0-Build#128 2021_11_12) (based on
LLVM Mirror.Version.13.0.0)

Target: x86_64-unknown-linux-gnu

Thread model: posix

InstalledDir: /opt/AMD/aocc-compiler-3.2.0/bin

Base Compiler Invocation

C benchmarks:

clang

C++ benchmarks:

clang++

Fortran benchmarks:

flang



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Base Portability Flags

500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

```
-m64 -Wl,-allow-multiple-definition -Wl,-mllvm -Wl,-enable-licm-vrp
-flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -fstruct-layout=5 -mllvm -unroll-threshold=50
-mllvm -inline-threshold=1000 -fremap-arrays
-mllvm -function-specialize -flv-function-specialization
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true
-mllvm -enable-licm-vrp -mllvm -reduce-array-computations=3
-mllvm -enable-loop-fusion -z muldefs -lamdlibm -ljemalloc -lflang
```

C++ benchmarks:

```
-m64 -std=c++98 -flto -Wl,-mllvm -Wl,-region-vectorize
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM
-ffast-math -mllvm -enable-partial-unswitch
-mllvm -unroll-threshold=100 -finline-aggressive
-flv-function-specialization -mllvm -loop-unswitch-threshold=200000
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -extra-vectorizer-passes -mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true -mllvm -convert-pow-exp-to-int=false
-mllvm -enable-loop-fusion -z muldefs -fvirtual-function-elimination
-fvisibility=hidden -lamdlibm -ljemalloc -lflang
```

Fortran benchmarks:

```
-m64 -Wl,-mllvm -Wl,-inline-recursion=4
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021

Base Optimization Flags (Continued)

Fortran benchmarks (continued):

```
-Wl,-mllvm -Wl,-lsr-in-nested-loop -Wl,-mllvm -Wl,-enable-iv-split  
-flto -Wl,-mllvm -Wl,-region-vectorize  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-Wl,-mllvm -Wl,-enable-loop-fusion -O3 -march=znver3 -fveclib=AMDLIBM  
-ffast-math -z muldefs -mllvm -unroll-aggressive  
-mllvm -unroll-threshold=500 -lamdlibm -ljemalloc -flang
```

Base Other Flags

C benchmarks:

```
-Wno-unused-command-line-argument
```

C++ benchmarks:

```
-Wno-unused-command-line-argument
```

Peak Compiler Invocation

C benchmarks:

```
clang
```

C++ benchmarks:

```
clang++
```

Fortran benchmarks:

```
flang
```

Peak Portability Flags

```
500.perlbench_r: -DSPEC_LINUX_X64 -DSPEC_LP64  
502.gcc_r: -D_FILE_OFFSET_BITS=64  
505.mcf_r: -DSPEC_LP64  
520.omnetpp_r: -DSPEC_LP64  
523.xalancbmk_r: -DSPEC_LINUX -DSPEC_LP64  
525.x264_r: -DSPEC_LP64  
531.deepsjeng_r: -DSPEC_LP64  
541.leela_r: -DSPEC_LP64
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Peak Portability Flags (Continued)

548.exchange2_r: -DSPEC_LP64

557.xz_r: -DSPEC_LP64

Peak Optimization Flags

C benchmarks:

```
500.perlbench_r: -m64 -Wl,-allow-multiple-definition  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3  
-fprofile-instr-generate(pass 1)  
-fprofile-instr-use(pass 2) -Ofast -march=znver3  
-fveclib=AMDLIBM -ffast-math -fstruct-layout=7  
-mllvm -unroll-threshold=50 -fremap-arrays  
-flv-function-specialization -mllvm -inline-threshold=1000  
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=false  
-mllvm -function-specialize -mllvm -enable-licm-vrp  
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

```
502.gcc_r: -m32 -Wl,-allow-multiple-definition  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize -Ofast -march=znver3  
-fveclib=AMDLIBM -ffast-math -fstruct-layout=7  
-mllvm -unroll-threshold=50 -fremap-arrays  
-flv-function-specialization -mllvm -inline-threshold=1000  
-mllvm -enable-gvn-hoist -mllvm -global-vectorize-slp=true  
-mllvm -function-specialize -mllvm -enable-licm-vrp  
-mllvm -reduce-array-computations=3 -fgnu89-inline  
-ljemalloc
```

```
505.mcf_r: -m64 -Wl,-allow-multiple-definition  
-Wl,-mllvm -Wl,-enable-licm-vrp -flto  
-Wl,-mllvm -Wl,-function-specialize  
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6  
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast  
-march=znver3 -fveclib=AMDLIBM -ffast-math  
-fstruct-layout=7 -mllvm -unroll-threshold=50  
-fremap-arrays -flv-function-specialization  
-mllvm -inline-threshold=1000 -mllvm -enable-gvn-hoist  
-mllvm -global-vectorize-slp=true  
-mllvm -function-specialize -mllvm -enable-licm-vrp  
-mllvm -reduce-array-computations=3 -lamdlibm -ljemalloc
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

CPU2017 License: 9019

Test Date: Sep-2022

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2021

Tested by: Cisco Systems

Software Availability: Dec-2021

Peak Optimization Flags (Continued)

525.x264_r: basepeak = yes

557.xz_r: basepeak = yes

C++ benchmarks:

520.omnetpp_r: basepeak = yes

523.xalancbmk_r: -m32 -Wl,-mllvm -Wl,-do-block-reorder=aggressive -fllto
-Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-finline-aggressive -mllvm -unroll-threshold=100
-flv-function-specialization -mllvm -enable-licm-vrp
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true
-mllvm -do-block-reorder=aggressive
-fvirtual-function-elimination -fvisibility=hidden
-ljemalloc

531.deepsjeng_r: -m64 -std=c++98 -fllto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -Ofast
-march=znver3 -fveclib=AMDLIBM -ffast-math
-finline-aggressive -mllvm -unroll-threshold=100
-flv-function-specialization -mllvm -enable-licm-vrp
-mllvm -reroll-loops -mllvm -aggressive-loop-unswitch
-mllvm -reduce-array-computations=3
-mllvm -global-vectorize-slp=true
-fvirtual-function-elimination -fvisibility=hidden
-lamdlibm -ljemalloc

541.leela_r: Same as 531.deepsjeng_r

Fortran benchmarks:

-m64 -Wl,-mllvm -Wl,-inline-recursion=4
-Wl,-mllvm -Wl,-lsr-in-nested-loop -Wl,-mllvm -Wl,-enable-iv-split
-fllto -Wl,-mllvm -Wl,-function-specialize
-Wl,-mllvm -Wl,-align-all-nofallthru-blocks=6
-Wl,-mllvm -Wl,-reduce-array-computations=3 -O3 -march=znver3
-fveclib=AMDLIBM -ffast-math -mllvm -unroll-aggressive
-mllvm -unroll-threshold=500 -lamdlibm -ljemalloc -lflang



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2022 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C225 M6 (AMD EPYC 7282 16-core)
Processor)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECrate®2017_int_base = 211

SPECrate®2017_int_peak = 231

Test Date: Sep-2022

Hardware Availability: Aug-2021

Software Availability: Dec-2021

Peak Other Flags

C benchmarks (except as noted below):

-Wno-unused-command-line-argument

502.gcc_r: -L/usr/lib -Wno-unused-command-line-argument
-L/sppo/bin/cpu2017v118-aocc3-milanX/amd_rate_aocc320_milanx_A_lib/lib32

C++ benchmarks (except as noted below):

-Wno-unused-command-line-argument

523.xalancbmk_r: -L/usr/lib -Wno-unused-command-line-argument
-L/sppo/bin/cpu2017v118-aocc3-milanX/amd_rate_aocc320_milanx_A_lib/lib32

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/aocc320-flags-A1.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/aocc320-flags-A1.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-AMD-v2-revD.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.8 on 2022-09-07 23:00:04-0400.

Report generated on 2022-10-26 10:29:55 by CPU2017 PDF formatter v6442.

Originally published on 2022-10-25.