



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 160

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017


Test Sponsor: Lenovo Global Technology

Tested by: Lenovo Global Technology

Test Date: Jun-2020

Hardware Availability: Mar-2020

Software Availability: Apr-2020



Hardware

CPU Name: Intel Xeon Silver 4214R
 Max MHz: 3500
 Nominal: 2400
 Enabled: 24 cores, 2 chips, 2 threads/core
 Orderable: 1,2 chips
 Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 16.5 MB I+D on chip per chip
 Other: None
 Memory: 384 GB (12 x 32 GB 2Rx4 PC4-2933Y-R, running at 2400)
 Storage: 1 x 960 GB SATA SSD
 Other: None

Software

OS: SUSE Linux Enterprise Server 15 SP1 (x86_64)
 Kernel 4.12.14-195-default
 Compiler: C/C++: Version 19.1.1.217 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 19.1.1.217 of Intel Fortran
 Compiler for Linux
 Parallel: No
 Firmware: Lenovo BIOS Version TEE155L 2.61 released May-2020
 File System: xfs
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: Not Applicable
 Other: None
 Power Management: BIOS set to prefer performance at the cost of additional power usage



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 160

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Jun-2020
Hardware Availability: Mar-2020
Software Availability: Apr-2020

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	48	718	107	718	106	722	106							
502.gcc_r	48	538	126	535	127	535	127							
505.mcf_r	48	279	278	278	279	279	278							
520.omnetpp_r	48	585	108	586	107	585	108							
523.xalancbmk_r	48	235	215	235	216	236	215							
525.x264_r	48	261	322	262	321	261	322							
531.deepsjeng_r	48	444	124	444	124	444	124							
541.leela_r	48	691	115	691	115	693	115							
548.exchange2_r	48	426	295	427	294	427	295							
557.xz_r	48	551	94.1	551	94.0	551	94.1							

SPECrate®2017_int_base = 160

SPECrate®2017_int_peak = Not Run

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Compiler Notes

The inconsistent Compiler version information under Compiler Version section is due to a discrepancy in Intel Compiler. The correct version of C/C++ compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux
The correct version of Fortran compiler is: Version 19.1.1.217 Build 20200306 Compiler for Linux

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

Environment Variables Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH =
"/home/cpu2017-1.1.0-ic19.1.1/lib/intel64:/home/cpu2017-1.1.0-ic19.1.1/lib/ia32:/home/cpu2017-1.1.0-ic19.1.1/je5.0.1-32"
MALLOC_CONF = "retain:true"



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

SPECrate®2017_int_base = 160

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017

Test Date: Jun-2020

Test Sponsor: Lenovo Global Technology

Hardware Availability: Mar-2020

Tested by: Lenovo Global Technology

Software Availability: Apr-2020

General Notes

Binaries compiled on a system with 1x Intel Core i9-7980XE CPU + 64GB RAM
memory using Redhat Enterprise Linux 8.0

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

```
sync; echo 3> /proc/sys/vm/drop_caches
```

runcpu command invoked through numactl i.e.:

```
numactl --interleave=all runcpu <etc>
```

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2018-3640 (Spectre variant 3a) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2018-3639 (Spectre variant 4) is mitigated in the system as tested and documented.

Platform Notes

BIOS configuration:

Choose Operating Mode set to Maximum Performance and then set it to Custom Mode

Memory Power Management set to Automatic

MONITOR/MWAIT set to Enable

SNC set to Enable

```
Sysinfo program /home/cpu2017-1.1.0-ic19.1.1/bin/sysinfo
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011
running on linux-h3af Mon Jun 8 10:36:49 2020
```

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
```

```
2 "physical id"s (chips)
```

```
48 "processors"
```

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

```
cpu cores : 12
```

```
siblings : 24
```

```
physical 0: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

```
physical 1: cores 0 1 2 3 4 5 8 9 10 11 12 13
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

SPECrate®2017_int_base = 160

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017
Test Sponsor: Lenovo Global Technology
Tested by: Lenovo Global Technology

Test Date: Jun-2020
Hardware Availability: Mar-2020
Software Availability: Apr-2020

Platform Notes (Continued)

```

From lscpu:
Architecture:          x86_64
CPU op-mode(s):        32-bit, 64-bit
Byte Order:            Little Endian
Address sizes:         46 bits physical, 48 bits virtual
CPU(s):                48
On-line CPU(s) list:  0-47
Thread(s) per core:    2
Core(s) per socket:    12
Socket(s):              2
NUMA node(s):          4
Vendor ID:              GenuineIntel
CPU family:             6
Model:                  85
Model name:             Intel(R) Xeon(R) Silver 4214R CPU @ 2.40GHz
Stepping:               7
CPU MHz:                2400.000
CPU max MHz:           3500.0000
CPU min MHz:           1000.0000
BogoMIPS:               4800.00
Virtualization:        VT-x
L1d cache:              32K
L1i cache:              32K
L2 cache:               1024K
L3 cache:               16896K
NUMA node0 CPU(s):     0-2,6-8,24-26,30-32
NUMA node1 CPU(s):     3-5,9-11,27-29,33-35
NUMA node2 CPU(s):     12-14,18-20,36-38,42-44
NUMA node3 CPU(s):     15-17,21-23,39-41,45-47
Flags:                  fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local dtherm ida arat pln pts pku ospke avx512_vnni md_clear flush_l1d
arch_capabilities

```

```
/proc/cpuinfo cache data
cache size : 16896 KB
```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 160

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017

Test Sponsor: Lenovo Global Technology

Tested by: Lenovo Global Technology

Test Date: Jun-2020

Hardware Availability: Mar-2020

Software Availability: Apr-2020

Platform Notes (Continued)

```

available: 4 nodes (0-3)
node 0 cpus: 0 1 2 6 7 8 24 25 26 30 31 32
node 0 size: 96385 MB
node 0 free: 96117 MB
node 1 cpus: 3 4 5 9 10 11 27 28 29 33 34 35
node 1 size: 96736 MB
node 1 free: 96546 MB
node 2 cpus: 12 13 14 18 19 20 36 37 38 42 43 44
node 2 size: 96765 MB
node 2 free: 96320 MB
node 3 cpus: 15 16 17 21 22 23 39 40 41 45 46 47
node 3 size: 96764 MB
node 3 free: 96589 MB
node distances:
node  0  1  2  3
  0:  10  11  21  21
  1:  11  10  21  21
  2:  21  21  10  11
  3:  21  21  11  10

```

From /proc/meminfo

```

MemTotal:      395931968 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

From /etc/*release* /etc/*version*

```

os-release:
NAME="SLES"
VERSION="15-SP1"
VERSION_ID="15.1"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp1"

```

uname -a:

```

Linux linux-h3af 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
x86_64 x86_64 x86_64 GNU/Linux

```

Kernel self-reported vulnerability status:

```

CVE-2018-3620 (L1 Terminal Fault):      Not affected
Microarchitectural Data Sampling:      Not affected
CVE-2017-5754 (Meltdown):              Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
                                          via prctl and seccomp

```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

SPECrate®2017_int_base = 160

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017

Test Date: Jun-2020

Test Sponsor: Lenovo Global Technology

Hardware Availability: Mar-2020

Tested by: Lenovo Global Technology

Software Availability: Apr-2020

Platform Notes (Continued)

CVE-2017-5753 (Spectre variant 1):	Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):	Mitigation: Enhanced IBRS, IBPB: conditional, RSB filling

run-level 3 Jun 8 10:36

```
SPEC is set to: /home/cpu2017-1.1.0-ic19.1.1
Filesystem      Type  Size  Used Avail Use% Mounted on
/dev/sda3        xfs   743G  43G  700G   6% /
```

```
From /sys/devices/virtual/dmi/id
BIOS:      Lenovo  -[TEE155L-2.61]- 05/20/2020
Vendor:    Lenovo
Product:   ThinkSystem SR550  -[7X03RCZ000]-
Product Family: ThinkSystem
Serial:    1234567890
```

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

```
Memory:
12x Samsung M393A4K40CB2-CVF 32 GB 2 rank 2933
```

(End of data from sysinfo program)

Compiler Version Notes

```
=====
C      | 500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base)
      | 525.x264_r(base) 557.xz_r(base)
-----
```

```
Intel(R) C Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

```
=====
C++   | 520.omnetpp_r(base) 523.xalanbmk_r(base) 531.deepsjeng_r(base)
      | 541.leela_r(base)
-----
```

```
Intel(R) C++ Compiler for applications running on Intel(R) 64, Version 2021.1
NextGen Build 20200304
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
-----
```

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_base = 160

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017

Test Sponsor: Lenovo Global Technology

Tested by: Lenovo Global Technology

Test Date: Jun-2020

Hardware Availability: Mar-2020

Software Availability: Apr-2020

Compiler Version Notes (Continued)

=====
Fortran | 548.exchange2_r(base)
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)
64, Version 19.1.1.217 Build 20200306
Copyright (C) 1985-2020 Intel Corporation. All rights reserved.
=====

Base Compiler Invocation

C benchmarks:

icc

C++ benchmarks:

icpc

Fortran benchmarks:

ifort

Base Portability Flags

500.perlbench_r: -DSPEC_LP64 -DSPEC_LINUX_X64
502.gcc_r: -DSPEC_LP64
505.mcf_r: -DSPEC_LP64
520.omnetpp_r: -DSPEC_LP64
523.xalancbmk_r: -DSPEC_LP64 -DSPEC_LINUX
525.x264_r: -DSPEC_LP64
531.deepsjeng_r: -DSPEC_LP64
541.leela_r: -DSPEC_LP64
548.exchange2_r: -DSPEC_LP64
557.xz_r: -DSPEC_LP64

Base Optimization Flags

C benchmarks:

-m64 -qnextgen -std=c11
-Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs
-xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse -funroll-loops
-fuse-ld=gold -qopt-mem-layout-trans=4
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin
-lqkmalloc

(Continued on next page)



SPEC CPU®2017 Integer Rate Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

Lenovo Global Technology

SPECrate®2017_int_base = 160

ThinkSystem SR550
(2.40 GHz, Intel Xeon Silver 4214R)

SPECrate®2017_int_peak = Not Run

CPU2017 License: 9017

Test Date: Jun-2020

Test Sponsor: Lenovo Global Technology

Hardware Availability: Mar-2020

Tested by: Lenovo Global Technology

Software Availability: Apr-2020

Base Optimization Flags (Continued)

C++ benchmarks:

```
-m64 -qnextgen -Wl,-plugin-opt=-x86-branches-within-32B-boundaries  
-Wl,-z,muldefs -xCORE-AVX512 -O3 -ffast-math -flto -mfpmath=sse  
-funroll-loops -fuse-ld=gold -qopt-mem-layout-trans=4  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

Fortran benchmarks:

```
-m64 -Wl,-plugin-opt=-x86-branches-within-32B-boundaries -Wl,-z,muldefs  
-xCORE-AVX512 -O3 -ipo -no-prec-div -qopt-mem-layout-trans=4  
-nostandard-realloc-lhs -align array32byte -auto  
-mbranches-within-32B-boundaries  
-L/usr/local/IntelCompiler19/compilers_and_libraries_2020.1.217/linux/compiler/lib/intel64_lin  
-lqkmalloc
```

The flags files that were used to format this result can be browsed at

http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64_revA.html

<http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-H.html>

You can also download the XML flags sources by saving the following links:

http://www.spec.org/cpu2017/flags/Intel-ic19.1ul-official-linux64_revA.xml

<http://www.spec.org/cpu2017/flags/Lenovo-Platform-SPECcpu2017-Flags-V1.2-CLX-H.xml>

SPEC CPU and SPECrate are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU®2017 v1.1.0 on 2020-06-07 22:36:49-0400.

Report generated on 2020-06-23 18:08:15 by CPU2017 PDF formatter v6255.

Originally published on 2020-06-23.