



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Hewlett Packard Enterprise

(Test Sponsor: HPE)

### Synergy 480 Gen10


(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Mar-2020  
Hardware Availability: Apr-2020  
Software Availability: Jun-2019



### Hardware

CPU Name: Intel Xeon Bronze 3206R  
Max MHz: 1900  
Nominal: 1900  
Enabled: 16 cores, 2 chips  
Orderable: 1, 2 chip(s)  
Cache L1: 32 KB I + 32 KB D on chip per core  
L2: 1 MB I+D on chip per core  
L3: 11 MB I+D on chip per chip  
Other: None  
Memory: 384 GB (24 x 16 GB 2Rx8 PC4-2933Y-R)  
Storage: 1 x 400 GB SAS SSD, RAID 0  
Other: None

### Software

OS: SUSE Linux Enterprise Server 15 SP1 (x86\_64)  
Kernel 4.12.14-195-default  
Compiler: C/C++: Version 19.0.4.227 of Intel C/C++  
Compiler Build 20190416 for Linux;  
Fortran: Version 19.0.4.227 of Intel Fortran  
Compiler Build 20190416 for Linux;  
Parallel: Yes  
Firmware: HPE BIOS Version I42 v2.22 (11/13/2019) released Apr-2020  
File System: btrfs  
System State: Run level 3 (multi-user)  
Base Pointers: 64-bit  
Peak Pointers: 64-bit  
Other: None  
Power Management: BIOS set to prefer performance at the cost of additional power usage



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

Synergy 480 Gen10

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

CPU2017 License: 3  
Test Sponsor: HPE  
Tested by: HPE

Test Date: Mar-2020  
Hardware Availability: Apr-2020  
Software Availability: Jun-2019

## Results Table

Benchmark	Base							Peak						
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	16	223	265	<b><u>219</u></b>	<b><u>269</u></b>	219	270	16	219	270	<b><u>219</u></b>	<b><u>269</u></b>	220	269
607.cactuBSSN_s	16	279	59.7	278	60.0	<b><u>278</u></b>	<b><u>59.9</u></b>	16	278	60.0	278	59.9	<b><u>278</u></b>	<b><u>59.9</u></b>
619.lbm_s	16	114	46.0	<b><u>114</u></b>	<b><u>46.0</u></b>	114	45.9	16	114	46.0	<b><u>114</u></b>	<b><u>46.0</u></b>	114	46.0
621.wrf_s	16	<b><u>222</u></b>	<b><u>59.5</u></b>	221	59.9	222	59.5	16	205	64.4	<b><u>205</u></b>	<b><u>64.6</u></b>	204	64.8
627.cam4_s	16	298	29.8	298	29.8	<b><u>298</u></b>	<b><u>29.8</u></b>	16	299	29.7	<b><u>298</u></b>	<b><u>29.8</u></b>	297	29.8
628.pop2_s	16	<b><u>283</u></b>	<b><u>42.0</u></b>	283	42.0	282	42.1	16	<b><u>275</u></b>	<b><u>43.2</u></b>	276	43.0	273	43.5
638.imagick_s	16	415	34.8	<b><u>416</u></b>	<b><u>34.7</u></b>	416	34.7	16	<b><u>416</u></b>	<b><u>34.6</u></b>	416	34.7	417	34.6
644.nab_s	16	279	62.7	279	62.7	<b><u>279</u></b>	<b><u>62.7</u></b>	16	<b><u>278</u></b>	<b><u>62.8</u></b>	279	62.7	278	62.8
649.fotonik3d_s	16	184	49.5	<b><u>184</u></b>	<b><u>49.6</u></b>	184	49.6	16	186	48.9	183	49.8	<b><u>184</u></b>	<b><u>49.5</u></b>
654.roms_s	16	<b><u>257</u></b>	<b><u>61.2</u></b>	257	61.2	258	60.9	16	<b><u>258</u></b>	<b><u>61.0</u></b>	258	60.9	258	61.1

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

```
Stack size set to unlimited using "ulimit -s unlimited"
Transparent Huge Pages enabled by default
Prior to runcpu invocation
Filesystem page cache synced and cleared with:
sync; echo 3> /proc/sys/vm/drop_caches
```

## Environment Variables Notes

```
Environment variables set by runcpu before the start of the run:
KMP_AFFINITY = "granularity=fine,compact"
LD_LIBRARY_PATH = "/home/cpu2017/lib/intel64"
OMP_STACKSIZE = "192M"
```

## General Notes

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.  
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Mar-2020  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019

## Platform Notes

### BIOS Configuration:

Thermal Configuration set to Maximum Cooling  
Memory Patrol Scrubbing set to Disabled  
LLC Prefetch set to Enabled  
LLC Dead Line Allocation set to Disabled  
Enhanced Processor Performance set to Enabled  
Workload Profile set to General Peak Frequency Compute  
Energy/Performance Bias set to Balanced Power  
Workload Profile set to Custom  
Numa Group Size Optimization set to Flat  
Intel UPI Link Power Management set to Enabled

sysinfo program /home/cpu2017/bin/sysinfo  
Rev: r6365 of 2019-08-21 295195f888a3d7edble6e46a485a0011  
running on sy480-sys2 Mon Mar 23 10:06:30 2020

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see  
<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

### From /proc/cpuinfo

```
model name : Intel(R) Xeon(R) Bronze 3206R CPU @ 1.90GHz
 2 "physical id"s (chips)
 16 "processors"
cores, siblings (Caution: counting these is hw and system dependent. The following
excerpts from /proc/cpuinfo might not be reliable. Use with caution.)
cpu cores : 8
siblings : 8
physical 0: cores 0 1 2 3 4 5 6 7
physical 1: cores 0 1 2 3 4 5 6 7
```

### From lscpu:

```
Architecture: x86_64
CPU op-mode(s): 32-bit, 64-bit
Byte Order: Little Endian
Address sizes: 46 bits physical, 48 bits virtual
CPU(s): 16
On-line CPU(s) list: 0-15
Thread(s) per core: 1
Core(s) per socket: 8
Socket(s): 2
NUMA node(s): 2
Vendor ID: GenuineIntel
CPU family: 6
Model: 85
Model name: Intel(R) Xeon(R) Bronze 3206R CPU @ 1.90GHz
Stepping: 7
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Mar-2020  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019

## Platform Notes (Continued)

```

CPU MHz:          1900.000
BogoMIPS:         3800.00
Virtualization:   VT-x
L1d cache:        32K
L1i cache:        32K
L2 cache:         1024K
L3 cache:         11264K
NUMA node0 CPU(s): 0-3,8-11
NUMA node1 CPU(s): 4-7,12-15
Flags:            fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid
aperfmpperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16
xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave
avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3
invpcid_single intel_ppin ssbd mba ibrs ibpb stibp ibrs_enhanced tpr_shadow vnmi
flexpriority ept vpid fsgsbase tsc_adjust bmil hle avx2 smep bmi2 erms invpcid rtm
cqm mpx rdt_a avx512f avx512dq rdseed adx smap clflushopt clwb intel_pt avx512cd
avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves cqm_llc cqm_occup_llc cqm_mbm_total
cqm_mbm_local dtherm arat pln pts pku ospke avx512_vnni md_clear flush_l1d
arch_capabilities

```

```

/proc/cpuinfo cache data
cache size : 11264 KB

```

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

```

available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3 8 9 10 11
node 0 size: 193057 MB
node 0 free: 192814 MB
node 1 cpus: 4 5 6 7 12 13 14 15
node 1 size: 193307 MB
node 1 free: 192802 MB
node distances:
node  0  1
 0:  10  21
 1:  21  10

```

```

From /proc/meminfo
MemTotal:      395637872 kB
HugePages_Total:      0
Hugepagesize:    2048 kB

```

```

From /etc/*release* /etc/*version*
os-release:
NAME="SLES"

```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Mar-2020  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019

## Platform Notes (Continued)

```
VERSION="15-SP1"
VERSION_ID="15.1"
PRETTY_NAME="SUSE Linux Enterprise Server 15 SP1"
ID="sles"
ID_LIKE="suse"
ANSI_COLOR="0;32"
CPE_NAME="cpe:/o:suse:sles:15:sp1"
```

uname -a:

```
Linux sy480-sys2 4.12.14-195-default #1 SMP Tue May 7 10:55:11 UTC 2019 (8fba516)
x86_64 x86_64 x86_64 GNU/Linux
```

Kernel self-reported vulnerability status:

```
CVE-2018-3620 (L1 Terminal Fault):          Not affected
Microarchitectural Data Sampling:         Not affected
CVE-2017-5754 (Meltdown):                 Not affected
CVE-2018-3639 (Speculative Store Bypass): Mitigation: Speculative Store Bypass disabled
via prctl and seccomp
CVE-2017-5753 (Spectre variant 1):        Mitigation: __user pointer sanitization
CVE-2017-5715 (Spectre variant 2):        Mitigation: Enhanced IBRS, IBPB: conditional,
RSB filling
```

run-level 3 Mar 23 10:04

SPEC is set to: /home/cpu2017

```
Filesystem      Type      Size  Used Avail Use% Mounted on
/dev/sda2        btrfs    371G  122G  248G  33% /home
```

From /sys/devices/virtual/dmi/id

```
BIOS:          HPE I42 11/13/2019
Vendor:        HPE
Product:       Synergy 480 Gen10
Product Family: Synergy
Serial:        MXQ72204FC
```

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

Memory:

```
24x UNKNOWN NOT AVAILABLE 16 GB 2 rank 2933
```

(End of data from sysinfo program)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Mar-2020  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019

## Compiler Version Notes

=====  
C | 619.lbm\_s(base, peak) 638.imagick\_s(base, peak)  
| 644.nab\_s(base, peak)  
=====

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
C++, C, Fortran | 607.cactuBSSN\_s(base, peak)  
=====

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
Fortran | 603.bwaves\_s(base, peak) 649.fotonik3d\_s(base, peak)  
| 654.roms\_s(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====

=====  
Fortran, C | 621.wrf\_s(base, peak) 627.cam4\_s(base, peak)  
| 628.pop2\_s(base, peak)  
=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
=====



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3  
**Test Sponsor:** HPE  
**Tested by:** HPE

**Test Date:** Mar-2020  
**Hardware Availability:** Apr-2020  
**Software Availability:** Jun-2019

## Base Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64  
607.cactuBSSN_s: -DSPEC_LP64  
619.lbm_s: -DSPEC_LP64  
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG  
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian  
-assume byterecl  
638.imagick_s: -DSPEC_LP64  
644.nab_s: -DSPEC_LP64  
649.fotonik3d_s: -DSPEC_LP64  
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-nostandard-realloc-lhs
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-nostandard-realloc-lhs
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

**Synergy 480 Gen10**

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Mar-2020

**Hardware Availability:** Apr-2020

**Software Availability:** Jun-2019

## Base Optimization Flags (Continued)

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP  
-nostandard-realloc-lhs
```

## Peak Compiler Invocation

C benchmarks:

```
icc -m64 -std=c11
```

Fortran benchmarks:

```
ifort -m64
```

Benchmarks using both Fortran and C:

```
ifort -m64 icc -m64 -std=c11
```

Benchmarks using Fortran, C, and C++:

```
icpc -m64 icc -m64 -std=c11 ifort -m64
```

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
603.bwaves_s: -prof-gen(pass 1) -prof-use(pass 2) -DSPEC_SUPPRESS_OPENMP  
-DSPEC_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3  
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=4  
-qopenmp -nostandard-realloc-lhs
```

649.fotonik3d\_s: Same as 603.bwaves\_s

```
654.roms_s: -DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div  
-qopt-prefetch -ffinite-math-only -qopt-mem-layout-trans=4
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

**Hewlett Packard Enterprise**

(Test Sponsor: HPE)

Synergy 480 Gen10

(1.90 GHz, Intel Xeon Bronze 3206R)

SPECspeed®2017\_fp\_base = 57.0

SPECspeed®2017\_fp\_peak = 57.6

**CPU2017 License:** 3

**Test Sponsor:** HPE

**Tested by:** HPE

**Test Date:** Mar-2020

**Hardware Availability:** Apr-2020

**Software Availability:** Jun-2019

## Peak Optimization Flags (Continued)

654.roms\_s (continued):

-qopenmp -nostandard-realloc-lhs

Benchmarks using both Fortran and C:

621.wrf\_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512  
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div  
-qopt-mem-layout-trans=4 -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -nostandard-realloc-lhs

627.cam4\_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-DSPEC\_OPENMP -nostandard-realloc-lhs

628.pop2\_s: Same as 621.wrf\_s

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-nostandard-realloc-lhs

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.html>

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/HPE-Platform-Flags-Intel-V1.2-CLX-revB.xml>

<http://www.spec.org/cpu2017/flags/Intel-ic19.0u1-official-linux64.2019-07-09.xml>

SPEC CPU and SPECspeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.1.0 on 2020-03-23 10:06:29-0400.

Report generated on 2020-04-28 15:30:37 by CPU2017 PDF formatter v6255.

Originally published on 2020-04-28.