



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

SPECSpeed®2017\_fp\_base =

SPECSpeed®2017\_fp\_peak =

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

Threads
603.bwaves_s
607.cactubSSN_s
619.lbm_s
621.wrf_s
627.cam4_s
628.pop2_s
638.imagick_s
644.nab_s
649.fotonik3d_s
654.roms_s

Hardware		Software	
CPU Name:	Intel Xeon Platinum 8256	OS:	SUSE Linux Enterprise Server 15
Max MHz:	3900	Compiler:	4.12.14-23-default
Nominal:	3800		C/C++: Version 19.0.4.227 of Intel C/C++ Compiler for Linux;
Enabled:	8 cores per chip		Fortran: Version 19.0.4.227 of Intel Fortran Compiler for Linux
Orderable:	1, 2 chip(s)	Parallel:	Yes
C1, L1:	32 KB I + 32 KB D on chip per core	Firmware:	Version 4.0.4b released Apr-2019
L2:	1 MB I+D on chip per core	File System:	btrfs
L3:	16.5 MB I+D on chip per chip	System State:	Run level 3 (multi-user)
Other:	None	Base Pointers:	64-bit
Memory:	768 GB (24 x 32 GB 2Rx4 PC4-2933V-R)	Peak Pointers:	Not Applicable
Storage:	1 x 960 GB M.2 SATA SSD	Other:	None
Other:	None	Power Management:	--



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

**Results Table**

Benchmark	Base								Peak							
	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Threads	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
603.bwaves_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
607.cactuBSSN_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
619.lbm_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
621.wrf_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
627.cam4_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
628.pop2_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
638.imagick_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
644.nab_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
649.fotonik3d_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
654.roms_s	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC

~~SPECSpeed®2017\_fp\_base =~~

~~SPECSpeed®2017\_fp\_peak =~~

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/intel64"

OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i9-7900X CPU + 32GB RAM memory using Redhat Enterprise Linux 7.5

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

NA: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## General Notes (Continued)

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

IMC Interleaving set to Auto

Patrol Scrub set to Enabled

Sysinfo program /home/craig2017/bin/sysinfo

Rev: r5797 of 2019-06-14 06c45e4568ad54c135fd618bcc091c0f  
running on linux-5v  Sat Sep 28 16:29:55 2019

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz

2 "physical id"s (chips)

8 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 4

siblings : 4

physical 0: cores 2 4 9 13

physical 1: cores 1 2 4 13

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Platform Notes (Continued)

CPU(s): 8  
On-line CPU(s) list: 0-7  
Thread(s) per core: 1  
Core(s) per socket: 4  
Socket(s): 2  
NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 25  
Model name: Intel(R) Xeon(R) Platinum 8256 CPU @ 3.80GHz  
Stepping: 6  
CPU MHz: 2800.000  
CPU max MHz: 3900.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 7600.00  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 16896K  
NUMA node0 CPU(s): 0-3  
NUMA node1 CPU(s): 4-7  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov  
cmovc stc clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp  
lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtTopology nonstop\_tsc cpuid  
aperf mpf perf tsc\_known\_freq pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3  
sdbe fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt  
tsc deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch cpuid\_fault  
eset cat\_13 cdp\_13 invpcid\_single intel\_ppin mba tpr\_shadow vnmi flexpriority ept  
vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx rdt\_a  
avx512f avx512dq rdseed adx smap clflushopt clwb intel\_pt avx512cd avx512bw avx512vl  
xsaveopt xsavec xgetbv1 xsaves cqm\_llc cqm\_occup\_llc cqm\_mbm\_total cqm\_mbm\_local  
ibpb ibrs stibp dtherm ida arat pln pts hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req pku  
ospke avx512\_vnni arch\_capabilities ssbd

/proc/cpuinfo cache data  
cache size : 16896 KB

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Platform Notes (Continued)

From numactl --hardware    WARNING: a 'node' might or might not correspond to a physical chip.

```
available: 2 nodes (0-1)
node 0 cpus: 0 1 2 3
node 0 size: 385619 MB
node 0 free: 383193 MB
node 1 cpus: 4 5 6 7
node 1 size: 387018 MB
node 1 free: 379951 MB
node distances:
node    0    1
  0: 10 21
  1: 21 10
```

From /proc/meminfo
MemTotal: 791187844 kB
HugePages\_Total: 0
Hugepagesize: 2048 kB

From /etc/\*release  /etc/\*version\*
os-release
NAME="SLES"
VERSION="15"
VERSION\_ID="15"
PRETTY\_NAME="SUSE Linux Enterprise Server 15"
ID="sles"
\_ID="suse"
ANSI\_COLOR="0;32"
CPE\_NAME="cpe:/o:suse:sles:15"

uname -a:
Linux linux-5vrl 4.12.14-23-default #1 SMP Tue May 29 21:04:44 UTC 2018 (cd0437b)
x86\_64 x86\_64 x86\_64 GNU/Linux

run-level 3 Sep 28 06:41

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Platform Notes (Continued)

SPEC is set to: /home/cpu2017

Filesystem	Type	Size	Used	Avail	Use%	Mounted on
/dev/sdb1	btrfs	224G	22G	202G	10%	/home

Additional information from dmidecode follows. WARNING: Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.4.0.4b.0.0407191258 04/07/2019

Memory:

24x 0xCE00 M393A4K40CB2-C 16GB 2 rank 2933, configured at 2934

(End of data from sysinfo program)

## Compiler Version Notes

=====

C 619.com\_s(base) 638.imagick\_s(base) 644.nab\_s(base)

-----

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

C++, C, Fortran | 607.cactusBSSN\_s(base)

-----

Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416

Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

~~SPECSpeed®2017\_fp\_base =  
SPECSpeed®2017\_fp\_peak =~~

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Compiler Version Notes (Continued)

=====

Fortran | 603.bwaves\_s(base) 649.lionx3d\_s(base) 654.roms\_s(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

=====

Fortran, C | 621.wrf\_s(base) 627.cam4\_s(base) 628.pop2\_s(base)

=====

Intel(R) Fortran Intel(R) 64 Compiler for applications running on Intel(R)  
64, Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.  
Intel(R) C Intel(R) 64 Compiler for applications running on Intel(R) 64,  
Version 19.0.4.227 Build 20190416  
Copyright (C) 1985-2019 Intel Corporation. All rights reserved.

=====

## Base Compiler Invocation

~~icc -m64 -std=c11~~

Fortran benchmarks:  
ifort -m64

Benchmarks using both Fortran and C:  
ifort -m64 icc -m64 -std=c11

Benchmarks using Fortran, C, and C++:  
icpc -m64 icc -m64 -std=c11 ifort -m64



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECSpeed®2017\_fp\_base =

SPECSpeed®2017\_fp\_peak =

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

## Base Portability Flags

603.bwaves\_s: -DSPEC\_LP64  
607.cactuBSSN\_s: -DSPEC\_LP64  
619.lbm\_s: -DSPEC\_LP64  
621.wrf\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
627.cam4\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG  
628.pop2\_s: -DSPEC\_LP64 -DSPEC\_CASE\_FLAG -convert big\_endian  
-assume byterecl  
638.imagick\_s: -DSPEC\_LP64  
644.nab\_s: -DSPEC\_LP64  
649.fotonik3d\_s: -DSPEC\_LP64  
654.roms\_s: -DSPEC\_LP64

## Base Optimization Flags

C benchmarks:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP

Fortran benchmarks:

-DSPEC\_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp  
-nostandard-realloc-lhs

Benchmarks using both Fortran and C:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-nostandard-realloc-lhs

Benchmarks using Fortran, C, and C++:

-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=4 -qopenmp -DSPEC\_OPENMP  
-nostandard-realloc-lhs



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Platinum 8256, 3.80GHz)

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

SPECSpeed®2017\_fp\_base =

SPECSpeed®2017\_fp\_peak =

Test Date: Sep-2019

Hardware Availability: Apr-2019

Software Availability: May-2019

**SPEC has determined that this result does not comply with the SPEC OSG**

**Guidelines for General Availability and the SPEC CPU 2017 run and reporting rules. Specifically, the submitter has notified SPEC that the system was run with a CPU that is not supported by Cisco with the given system configuration.**

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revJ.html>

You can also download the XML file resources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic19.0ul-official-linux64.2019-07-09.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Setting-V1.2-revJ.xml>

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2019-09-28 19:29:54-0400.

Report generated on 2020-07-13 20:11:34 by CPU2017 PDF formatter v6255.

Originally published on 2019-11-04.