SPEC® CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Benchmark	Copies	base	peak
500.perlbench_r	104	211	249
502.gcc_r	104	213	263
505.mcf_r	104	292	288
520.omnetpp_r	104	155	145
523.xalancbmk_r	104	222	282
525.x264_r	104	543	562
531.deepsjeng_r	104	240	233
541.leela_r	104	227	226
548.exchange2_r	104	511	511
557.xz_r	104	180	179

SPECrate2017_int_base (256)   SPECrate2017_int_peak (270)

Hardware

CPU Name: Intel Xeon Platinum 8170
 Max MHz.: 3700
 Nominal: 2100
Enabled: 52 cores, 2 chips, 2 threads/core
Orderable: 1,2 Chips
Cache L1: 32 KB I + 32 KB D on chip per core
 L2: 1 MB I+D on chip per core
 L3: 35.75 MB I+D on chip per chip
 Other: None
Memory: 768 GB (24 x 32 GB 2Rx4 PC4-2666V-R)
Storage: 1 x 400 GB SAS SSD
Other: None

Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86_64)
 4.4.120-92.70-default
Compiler: C/C++: Version 19.0.1.144 of Intel C/C++
 Compiler for Linux;
 Fortran: Version 19.0.1.144 of Intel Fortran
 Compiler for Linux
Parallel: No
Firmware: Version 4.0.1 released Oct-2018
File System: xfs
System State: Run level 3 (multi-user)
Base Pointers: 64-bit
Peak Pointers: 32/64-bit
Other: jemalloc memory allocator V5.0.1

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Results Table

Benchmark	Base Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Peak Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
500.perlbench_r	104	783	211	**785**	**211**	786	211	104	659	251	665	249	**664**	**249**
502.gcc_r	104	**691**	**213**	697	211	684	215	104	**559**	**263**	562	262	558	264
505.mcf_r	104	568	296	**575**	**292**	581	289	104	**585**	**288**	585	288	584	288
520.omnetpp_r	104	880	155	878	155	**879**	**155**	104	**940**	**145**	940	145	940	145
523.xalancbmk_r	104	495	222	497	221	**495**	**222**	104	**389**	**282**	389	282	389	282
525.x264_r	104	**336**	**543**	336	542	335	544	104	**324**	**562**	325	560	323	563
531.deepsjeng_r	104	493	242	**496**	**240**	498	239	104	**513**	**233**	512	233	513	232
541.leela_r	104	754	229	**760**	**227**	764	226	104	760	227	**763**	**226**	771	223
548.exchange2_r	104	**534**	**511**	534	510	533	511	104	534	511	533	511	**533**	**511**
557.xz_r	104	579	194	**624**	**180**	628	179	104	629	179	629	179	**629**	**179**
SPECrate2017_int_base =		**256**												
SPECrate2017_int_peak =		**270**												

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The numactl mechanism was used to bind copies to processors. The config file option 'submit' was used to generate numactl commands to bind each copy to a specific processor. For details, please see the config file.

Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

General Notes

Environment variables set by runcpu before the start of the run:
LD_LIBRARY_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64"

 Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM
 memory using Redhat Enterprise Linux 7.4
 Transparent Huge Pages enabled by default
 Prior to runcpu invocation
 Filesystem page cache synced and cleared with:
 sync; echo 3>   /proc/sys/vm/drop_caches
 runcpu command invoked through numactl i.e.:
 numactl --interleave=all runcpu <etc>
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1)
is mitigated in the system as tested and documented.
Yes: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2)

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

General Notes (Continued)

```
is mitigated in the system as tested and documented.

jemalloc: configured and built at default for
32bit (i686) and 64bit (x86_64) targets;
jemalloc: built with the RedHat Enterprise 7.4,
and the system compiler gcc 4.8.5;
jemalloc: sources available from jemalloc.net or
https://github.com/jemalloc/jemalloc/releases
```

Platform Notes

```
BIOS Settings:
Intel HyperThreading Technology set to Enabled
CPU performance set to Enterprise
Power Performance Tuning set to OS Controls
SNC set to Enabled
IMC Interleaving set to 1-way Interleave
Patrol Scrub set to Disabled
 Sysinfo program /home/cpu2017/bin/sysinfo
 Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f
 running on linux-klde Sat Jan 26 04:19:37 2019

 SUT (System Under Test) info as seen by some common utilities.
 For more information on this section, see
    https://www.spec.org/cpu2017/Docs/config.html#sysinfo

 From /proc/cpuinfo
    model name : Intel(R) Xeon(R) Platinum 8170 CPU @ 2.10GHz
       2  "physical id"s (chips)
       104 "processors"
    cores, siblings (Caution: counting these is hw and system dependent. The following
    excerpts from /proc/cpuinfo might not be reliable.  Use with caution.)
       cpu cores : 26
       siblings  : 52
       physical 0: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
       29
       physical 1: cores 0 1 2 3 4 5 6 8 9 10 11 12 13 16 17 18 19 20 21 22 24 25 26 27 28
       29

 From lscpu:
    Architecture:          x86_64
    CPU op-mode(s):        32-bit, 64-bit
    Byte Order:            Little Endian
    CPU(s):                104
    On-line CPU(s) list:   0-103
    Thread(s) per core:    2
```

(Continued on next page)

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

Platform Notes (Continued)

```
      Core(s) per socket:    26
      Socket(s):             2
      NUMA node(s):          4
      Vendor ID:             GenuineIntel
      CPU family:            6
      Model:                 85
      Model name:            Intel(R) Xeon(R) Platinum 8170 CPU @ 2.10GHz
      Stepping:              4
      CPU MHz:               2029.644
      CPU max MHz:           3700.0000
      CPU min MHz:           1000.0000
      BogoMIPS:              4190.15
      Virtualization:        VT-x
      L1d cache:             32K
      L1i cache:             32K
      L2 cache:              1024K
      L3 cache:              36608K
      NUMA node0 CPU(s):     0-3,7-9,13-15,20-22,52-55,59-61,65-67,72-74
      NUMA node1 CPU(s):     4-6,10-12,16-19,23-25,56-58,62-64,68-71,75-77
      NUMA node2 CPU(s):     26-29,33-35,39-41,46-48,78-81,85-87,91-93,98-100
      NUMA node3 CPU(s):     30-32,36-38,42-45,49-51,82-84,88-90,94-97,101-103
      Flags:                 fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov
   pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp
   lm constant_tsc art arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc
   aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg
   fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes
   xsave avx f16c rdrand lahf_lm abm 3dnowprefetch ida arat epb invpcid_single pln pts
   dtherm hwp hwp_act_window hwp_epp hwp_pkg_req intel_pt rsb_ctxsw spec_ctrl stibp
   retpoline kaiser tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 hle
   avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt
   clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm_llc cqm_occup_llc

 /proc/cpuinfo cache data
    cache size : 36608 KB

 From numactl --hardware  WARNING: a numactl 'node' might or might not correspond to a
 physical chip.
   available: 4 nodes (0-3)
   node 0 cpus: 0 1 2 3 7 8 9 13 14 15 20 21 22 52 53 54 55 59 60 61 65 66 67 72 73 74
   node 0 size: 192098 MB
   node 0 free: 189235 MB
   node 1 cpus: 4 5 6 10 11 12 16 17 18 19 23 24 25 56 57 58 62 63 64 68 69 70 71 75 76 77
   node 1 size: 193528 MB
   node 1 free: 190596 MB
   node 2 cpus: 26 27 28 29 33 34 35 39 40 41 46 47 48 78 79 80 81 85 86 87 91 92 93 98 99
   100
   node 2 size: 193528 MB
```

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)   https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Nov-2018

Platform Notes (Continued)

```
   node 2 free: 190783 MB
   node 3 cpus: 30 31 32 36 37 38 42 43 44 45 49 50 51 82 83 84 88 89 90 94 95 96 97 101
   102 103
   node 3 size: 193525 MB
   node 3 free: 190778 MB
   node distances:
   node    0   1   2   3
     0:   10  11  21  21
     1:   11  10  21  21
     2:   21  21  10  11
     3:   21  21  11  10

From /proc/meminfo
   MemTotal:        791225668 kB
   HugePages_Total:         0
   Hugepagesize:         2048 kB

From /etc/*release* /etc/*version*
   SuSE-release:
      SUSE Linux Enterprise Server 12 (x86_64)
      VERSION = 12
      PATCHLEVEL = 2
      # This file is deprecated and will be removed in a future service pack or release.
      # Please check /etc/os-release for details about this release.
   os-release:
      NAME="SLES"
      VERSION="12-SP2"
      VERSION_ID="12.2"
      PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"
      ID="sles"
      ANSI_COLOR="0;32"
      CPE_NAME="cpe:/o:suse:sles:12:sp2"

uname -a:
   Linux linux-klde 4.4.120-92.70-default #1 SMP Wed Mar 14 15:59:43 UTC 2018 (52a83de)
   x86_64 x86_64 x86_64 GNU/Linux

run-level 3 Jan 25 15:50

SPEC is set to: /home/cpu2017
   Filesystem     Type  Size  Used Avail Use% Mounted on
   /dev/sda3      xfs   212G  123G   90G  58% /home

Additional information from dmidecode follows.  WARNING: Use caution when you interpret
this section. The 'dmidecode' program reads system data which is "intended to allow
hardware to be accurately determined", but the intent may not be met, as there are
frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.
```

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019	**Test Date:** Jan-2019
Test Sponsor: Cisco Systems	**Hardware Availability:** Aug-2017
Tested by: Cisco Systems	**Software Availability:** Nov-2018

Platform Notes (Continued)

```
    BIOS Cisco Systems, Inc. C240M5.4.0.1.139.1003182220 10/03/2018
    Memory:
     24x 0xCE00 M393A4K40BB2-CTD 32 GB 2 rank 2666

  (End of data from sysinfo program)
```

Compiler Version Notes

```
==============================================================================
  CC   500.perlbench_r(base) 502.gcc_r(base) 505.mcf_r(base, peak)
       525.x264_r(base, peak) 557.xz_r(base, peak)
------------------------------------------------------------------------------
icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
  CC   500.perlbench_r(peak) 502.gcc_r(peak)
------------------------------------------------------------------------------
icc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
  CXXC 520.omnetpp_r(base) 523.xalancbmk_r(base) 531.deepsjeng_r(base)
       541.leela_r(base)
------------------------------------------------------------------------------
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
  CXXC 520.omnetpp_r(peak) 523.xalancbmk_r(peak) 531.deepsjeng_r(peak)
       541.leela_r(peak)
------------------------------------------------------------------------------
icpc (ICC) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------


==============================================================================
  FC   548.exchange2_r(base, peak)
------------------------------------------------------------------------------
ifort (IFORT) 19.0.1.144 20181018
Copyright (C) 1985-2018 Intel Corporation.  All rights reserved.
------------------------------------------------------------------------------
```

SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Base Compiler Invocation

C benchmarks:
```
icc -m64 -std=c11
```

C++ benchmarks:
```
icpc -m64
```

Fortran benchmarks:
```
ifort -m64
```

Base Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-DSPEC_LP64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-DSPEC_LP64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Base Optimization Flags

C benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

C++ benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Fortran benchmarks:
```
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc
```

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

SPEC CPU2017 Integer Rate Result

Copyright 2017-2019 Standard Performance Evaluation Corporation

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019
Test Sponsor: Cisco Systems
Tested by: Cisco Systems

Test Date: Jan-2019
Hardware Availability: Aug-2017
Software Availability: Nov-2018

Peak Compiler Invocation

C benchmarks (except as noted below):
```
icc -m64 -std=c11
```

502.gcc_r: `icc -m32 -std=c11 -L/opt/intel/lib/ia32`

C++ benchmarks (except as noted below):
```
icpc -m64
```

523.xalancbmk_r: `icpc -m32 -L/opt/intel/lib/ia32`

Fortran benchmarks:
```
ifort -m64
```

Peak Portability Flags

500.perlbench_r: `-DSPEC_LP64 -DSPEC_LINUX_X64`
502.gcc_r: `-D_FILE_OFFSET_BITS=64`
505.mcf_r: `-DSPEC_LP64`
520.omnetpp_r: `-DSPEC_LP64`
523.xalancbmk_r: `-D_FILE_OFFSET_BITS=64 -DSPEC_LINUX`
525.x264_r: `-DSPEC_LP64`
531.deepsjeng_r: `-DSPEC_LP64`
541.leela_r: `-DSPEC_LP64`
548.exchange2_r: `-DSPEC_LP64`
557.xz_r: `-DSPEC_LP64`

Peak Optimization Flags

C benchmarks:

500.perlbench_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -fno-strict-overflow -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

502.gcc_r: `-Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo -xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-32/ -ljemalloc`

505.mcf_r: `-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-mem-layout-trans=3 -L/home/cpu2017/je5.0.1-64/ -ljemalloc`

(Continued on next page)

Standard Performance Evaluation Corporation (info@spec.org)

https://www.spec.org/

Cisco Systems

Cisco UCS C240 M5 (Intel Xeon Platinum 8170, 2.10 GHz)

SPECrate2017_int_base = 256

SPECrate2017_int_peak = 270

CPU2017 License: 9019

Test Sponsor: Cisco Systems

Tested by: Cisco Systems

Test Date: Jan-2019

Hardware Availability: Aug-2017

Software Availability: Nov-2018

Peak Optimization Flags (Continued)

525.x264_r: -Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -fno-alias
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

557.xz_r: Same as 505.mcf_r

C++ benchmarks:

520.omnetpp_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

523.xalancbmk_r: -Wl,-z,muldefs -prof-gen(pass 1) -prof-use(pass 2) -ipo
-xCORE-AVX512 -O3 -no-prec-div -qopt-mem-layout-trans=3
-L/home/cpu2017/je5.0.1-32/ -ljemalloc

531.deepsjeng_r: Same as 520.omnetpp_r

541.leela_r: Same as 520.omnetpp_r

Fortran benchmarks:
-Wl,-z,muldefs -xCORE-AVX512 -ipo -O3 -no-prec-div
-qopt-mem-layout-trans=3 -nostandard-realloc-lhs -align array32byte
-L/home/cpu2017/je5.0.1-64/ -ljemalloc

The flags files that were used to format this result can be browsed at
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.html
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html

You can also download the XML flags sources by saving the following links:
http://www.spec.org/cpu2017/flags/Intel-ic19.0-official-linux64.xml
http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml

For questions about this result, please contact the tester. For other inquiries, please contact info@spec.org.

Tested with SPEC CPU2017 v1.0.2 on 2019-01-25 17:49:37-0500.
Report generated on 2019-02-19 13:59:23 by CPU2017 PDF formatter v6067.
Originally published on 2019-02-19.