



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

CPU2017 License: 9019


**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017



### Hardware

CPU Name: Intel Xeon Gold 6136  
 Max MHz: 3700  
 Nominal: 3000  
 Enabled: 24 cores, 2 chips  
 Orderable: 1,2 Chips  
 Cache L1: 32 KB I + 32 KB D on chip per core  
 L2: 1 MB I+D on chip per core  
 L3: 24.75 MB I+D on chip per chip  
 Other: None  
 Memory: 384 GB (24 x 16 GB 2Rx4 PC4-2666V-R)  
 Storage: 1 x 600 GB SAS HDD, 10K RPM  
 Other: None

### Software

OS: SUSE Linux Enterprise Server 12 SP2 (x86\_64)  
 4.4.21-69-default  
 Compiler: C/C++: Version 18.0.0.128 of Intel C/C++  
 Compiler for Linux;  
 Fortran: Version 18.0.0.128 of Intel Fortran  
 Compiler for Linux  
 Parallel: Yes  
 Firmware: Version 3.2.1d released Jul-2017  
 File System: xfs  
 System State: Run level 3 (multi-user)  
 Base Pointers: 64-bit  
 Peak Pointers: 64-bit  
 Other: None  
 Power Management: --



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Results Table

| Benchmark       | Base    |            |             |            |             |            |             | Peak    |            |            |            |             |            |             |
|-----------------|---------|------------|-------------|------------|-------------|------------|-------------|---------|------------|------------|------------|-------------|------------|-------------|
|                 | Threads | Seconds    | Ratio       | Seconds    | Ratio       | Seconds    | Ratio       | Threads | Seconds    | Ratio      | Seconds    | Ratio       | Seconds    | Ratio       |
| 603.bwaves_s    | 24      | 123        | 481         | 123        | 479         | <b>123</b> | <b>479</b>  | 24      | <b>124</b> | <b>477</b> | 124        | 477         | 124        | 476         |
| 607.cactuBSSN_s | 24      | 128        | 130         | <b>128</b> | <b>130</b>  | 128        | 130         | 24      | 127        | 131        | <b>127</b> | <b>132</b>  | 127        | 132         |
| 619.lbm_s       | 24      | 119        | 44.0        | 119        | 44.2        | <b>119</b> | <b>44.0</b> | 24      | 119        | 44.2       | <b>119</b> | <b>44.0</b> | 119        | 44.0        |
| 621.wrf_s       | 24      | 155        | 85.3        | 156        | 84.7        | <b>156</b> | <b>85.0</b> | 24      | 148        | 89.3       | 147        | 89.9        | <b>148</b> | <b>89.4</b> |
| 627.cam4_s      | 24      | 132        | 67.1        | 132        | 67.0        | <b>132</b> | <b>67.0</b> | 24      | 132        | 67.1       | 133        | 66.7        | <b>132</b> | <b>67.0</b> |
| 628.pop2_s      | 24      | <b>176</b> | <b>67.3</b> | 178        | 66.6        | 174        | 68.1        | 24      | 175        | 67.9       | <b>173</b> | <b>68.6</b> | 171        | 69.2        |
| 638.imagick_s   | 24      | 164        | 88.2        | <b>163</b> | <b>88.7</b> | 163        | 88.8        | 24      | 161        | 89.5       | <b>163</b> | <b>88.3</b> | 170        | 84.9        |
| 644.nab_s       | 24      | <b>108</b> | <b>162</b>  | 108        | 162         | 108        | 162         | 24      | 108        | 162        | <b>108</b> | <b>162</b>  | 108        | 162         |
| 649.fotonik3d_s | 24      | 112        | 81.4        | <b>112</b> | <b>81.3</b> | 113        | 80.7        | 24      | 114        | 80.0       | 115        | 79.6        | <b>114</b> | <b>79.8</b> |
| 654.roms_s      | 24      | 134        | 118         | <b>134</b> | <b>117</b>  | 135        | 117         | 24      | 129        | 122        | <b>129</b> | <b>122</b>  | 129        | 122         |

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

## Operating System Notes

Stack size set to unlimited using "ulimit -s unlimited"

## General Notes

Environment variables set by runcpu before the start of the run:

KMP\_AFFINITY = "granularity=fine,compact"

LD\_LIBRARY\_PATH = "/home/cpu2017/lib/ia32:/home/cpu2017/lib/intel64:/home/cpu2017/je5.0.1-32:/home/cpu2017/je5.0.1-64"  
OMP\_STACKSIZE = "192M"

Binaries compiled on a system with 1x Intel Core i7-4790 CPU + 32GB RAM  
memory using Redhat Enterprise Linux 7.4

Transparent Huge Pages enabled by default

Prior to runcpu invocation

Filesystem page cache synced and cleared with:

sync; echo 3> /proc/sys/vm/drop\_caches

No: The test sponsor attests, as of date of publication, that CVE-2017-5754 (Meltdown) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5753 (Spectre variant 1) is mitigated in the system as tested and documented.

No: The test sponsor attests, as of date of publication, that CVE-2017-5715 (Spectre variant 2) is mitigated in the system as tested and documented.

This benchmark result is intended to provide perspective on past performance using the historical hardware and/or software described on this result page.

The system as described on this result page was formerly

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

SPECSpeed®2017\_fp\_base = 104

SPECSpeed®2017\_fp\_peak = 105

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## General Notes (Continued)

generally available. At the time of this publication, it may not be shipping, and/or may not be supported, and/or may fail to meet other tests of General Availability described in the SPEC OSG Policy document, <http://www.spec.org/osg/policy.html>

This measured result may not be representative of the result that would be measured were this benchmark run with hardware and software available as of the publication date.

## Platform Notes

### BIOS Settings:

Intel HyperThreading Technology set to Disabled

CPU performance set to Enterprise

Power Performance Tuning set to OS Controls

SNC set to Disabled

Patrol Scrub set to Disabled

Sysinfo program /home/cpu2017/bin/sysinfo

Rev: r5797 of 2017-06-14 96c45e4568ad54c135fd618bcc091c0f  
running on linux-mys2 Mon Dec 18 21:33:22 2017

SUT (System Under Test) info as seen by some common utilities.

For more information on this section, see

<https://www.spec.org/cpu2017/Docs/config.html#sysinfo>

From /proc/cpuinfo

model name : Intel(R) Xeon(R) Gold 6136 CPU @ 3.00GHz

2 "physical id"s (chips)

24 "processors"

cores, siblings (Caution: counting these is hw and system dependent. The following excerpts from /proc/cpuinfo might not be reliable. Use with caution.)

cpu cores : 12

siblings : 12

physical 0: cores 0 1 2 3 4 8 9 11 17 18 19 20

physical 1: cores 0 1 4 9 10 11 17 18 24 25 26 27

From lscpu:

Architecture: x86\_64

CPU op-mode(s): 32-bit, 64-bit

Byte Order: Little Endian

CPU(s): 24

On-line CPU(s) list: 0-23

Thread(s) per core: 1

Core(s) per socket: 12

Socket(s): 2

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

SPECSpeed®2017\_fp\_base = 104

SPECSpeed®2017\_fp\_peak = 105

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Platform Notes (Continued)

NUMA node(s): 2  
Vendor ID: GenuineIntel  
CPU family: 6  
Model: 85  
Model name: Intel(R) Xeon(R) Gold 6136 CPU @ 3.00GHz  
Stepping: 4  
CPU MHz: 1452.114  
CPU max MHz: 3700.0000  
CPU min MHz: 1200.0000  
BogoMIPS: 5999.99  
Virtualization: VT-x  
L1d cache: 32K  
L1i cache: 32K  
L2 cache: 1024K  
L3 cache: 25344K  
NUMA node0 CPU(s): 0-11  
NUMA node1 CPU(s): 12-23  
Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant\_tsc art arch\_perfmon pebs bts rep\_good nopl xtopology nonstop\_tsc aperfmpfperf eagerfpu pni pclmulqdq dtes64 monitor ds\_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4\_1 sse4\_2 x2apic movbe popcnt tsc\_deadline\_timer aes xsave avx f16c rdrand lahf\_lm abm 3dnowprefetch ida arat epb pln pts dtherm hwp hwp\_act\_window hwp\_epp hwp\_pkg\_req intel\_pt tpr\_shadow vnmi flexpriority ept vpid fsgsbase tsc\_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm mpx avx512f avx512dq rdseed adx smap clflushopt clwb avx512cd avx512bw avx512vl xsaveopt xsavec xgetbv1 cqm\_llc cqm\_occup\_llc

/proc/cpuinfo cache data  
cache size : 25344 KB

From numactl --hardware WARNING: a numactl 'node' might or might not correspond to a physical chip.

available: 2 nodes (0-1)  
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11  
node 0 size: 192074 MB  
node 0 free: 185932 MB  
node 1 cpus: 12 13 14 15 16 17 18 19 20 21 22 23  
node 1 size: 193504 MB  
node 1 free: 191113 MB  
node distances:  
node 0 1  
0: 10 21  
1: 21 10

From /proc/meminfo  
MemTotal: 394832468 kB

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

## Platform Notes (Continued)

```
HugePages_Total: 0  
Hugepagesize: 2048 kB
```

```
/usr/bin/lsb_release -d  
SUSE Linux Enterprise Server 12 SP2
```

```
From /etc/*release* /etc/*version*  
SuSE-release:  
  SUSE Linux Enterprise Server 12 (x86_64)  
  VERSION = 12  
  PATCHLEVEL = 2  
  # This file is deprecated and will be removed in a future service pack or release.  
  # Please check /etc/os-release for details about this release.  
os-release:  
  NAME="SLES"  
  VERSION="12-SP2"  
  VERSION_ID="12.2"  
  PRETTY_NAME="SUSE Linux Enterprise Server 12 SP2"  
  ID="sles"  
  ANSI_COLOR="0;32"  
  CPE_NAME="cpe:/o:suse:sles:12:sp2"
```

```
uname -a:  
Linux linux-mys2 4.4.21-69-default #1 SMP Tue Oct 25 10:58:20 UTC 2016 (9464f67)  
x86_64 x86_64 x86_64 GNU/Linux
```

```
run-level 3 Jan 13 14:24
```

```
SPEC is set to: /home/cpu2017  
Filesystem      Type  Size  Used Avail Use% Mounted on  
/dev/sda3        xfs   182G   61G  121G  34%  /home
```

Additional information from dmidecode follows. **WARNING:** Use caution when you interpret this section. The 'dmidecode' program reads system data which is "intended to allow hardware to be accurately determined", but the intent may not be met, as there are frequent changes to hardware, firmware, and the "DMTF SMBIOS" standard.

BIOS Cisco Systems, Inc. B200M5.3.2.1d.5.0727171353 07/27/2017

Memory:

24x 0xCE00 M393A2G40EB2-CTD 16 GB 2 rank 2666

(End of data from sysinfo program)

## Compiler Version Notes

```
=====| 619.lbm_s(base, peak) 638.imagick_s(base, peak)
```

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECspeed®2017\_fp\_base = 104**

**SPECspeed®2017\_fp\_peak = 105**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

## Compiler Version Notes (Continued)

| 644.nab\_s(base, peak)

```
-----  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
C++, C, Fortran | 607.cactuBSSN_s(base, peak)  
=====
```

```
icpc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
Fortran | 603.bwaves_s(base, peak) 649.fotonik3d_s(base, peak)  
| 654.roms_s(base, peak)  
=====
```

```
ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

```
=====  
Fortran, C | 621.wrf_s(base, peak) 627.cam4_s(base, peak)  
| 628.pop2_s(base, peak)  
=====
```

```
ifort (IFORT) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
icc (ICC) 18.0.0 20170811  
Copyright (C) 1985-2017 Intel Corporation. All rights reserved.  
-----
```

## Base Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

fort

Benchmarks using both Fortran and C:

fort icc

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

SPECSpeed®2017\_fp\_base = 104

SPECSpeed®2017\_fp\_peak = 105

CPU2017 License: 9019

Test Date: Dec-2017

Test Sponsor: Cisco Systems

Hardware Availability: Aug-2017

Tested by: Cisco Systems

Software Availability: Sep-2017

## Base Compiler Invocation (Continued)

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Base Portability Flags

```
603.bwaves_s: -DSPEC_LP64
607.cactubssn_s: -DSPEC_LP64
619.lbm_s: -DSPEC_LP64
621.wrf_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
627.cam4_s: -DSPEC_LP64 -DSPEC_CASE_FLAG
628.pop2_s: -DSPEC_LP64 -DSPEC_CASE_FLAG -convert big_endian
-assume byterecl
638.imagick_s: -DSPEC_LP64
644.nab_s: -DSPEC_LP64
649.fotonik3d_s: -DSPEC_LP64
654.roms_s: -DSPEC_LP64
```

## Base Optimization Flags

C benchmarks:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
```

Fortran benchmarks:

```
-DSPEC_OPENMP -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using both Fortran and C:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte
```

Benchmarks using Fortran, C, and C++:

```
-xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp -DSPEC_OPENMP
-nostandard-realloc-lhs -align array32byte
```



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSPEED®2017\_fp\_base = 104**

**SPECSPEED®2017\_fp\_peak = 105**

**CPU2017 License:** 9019

**Test Sponsor:** Cisco Systems

**Tested by:** Cisco Systems

**Test Date:** Dec-2017

**Hardware Availability:** Aug-2017

**Software Availability:** Sep-2017

## Base Other Flags

C benchmarks:

-m64 -std=c11

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11

## Peak Compiler Invocation

C benchmarks:

icc

Fortran benchmarks:

ifort

Benchmarks using both Fortran and C:

ifort icc

Benchmarks using Fortran, C, and C++:

icpc icc ifort

## Peak Portability Flags

Same as Base Portability Flags

## Peak Optimization Flags

C benchmarks:

619.lbm\_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512  
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div  
-qopt-mem-layout-trans=3 -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP

(Continued on next page)



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

## Peak Optimization Flags (Continued)

638.imagick\_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp  
-DSPEC\_OPENMP

644.nab\_s: Same as 638.imagick\_s

Fortran benchmarks:

-prof-gen(pass 1) -prof-use(pass 2) -DSPEC\_SUPPRESS\_OPENMP  
-DSPEC\_OPENMP -O2 -xCORE-AVX512 -qopt-prefetch -ipo -O3  
-ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3 -qopenmp  
-nostandard-realloc-lhs -align array32byte

Benchmarks using both Fortran and C:

621.wrf\_s: -prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512  
-qopt-prefetch -ipo -O3 -ffinite-math-only -no-prec-div  
-qopt-mem-layout-trans=3 -DSPEC\_SUPPRESS\_OPENMP -qopenmp  
-DSPEC\_OPENMP -nostandard-realloc-lhs -align array32byte

627.cam4\_s: -xCORE-AVX512 -ipo -O3 -no-prec-div -qopt-prefetch  
-ffinite-math-only -qopt-mem-layout-trans=3 -qopenmp  
-DSPEC\_OPENMP -nostandard-realloc-lhs -align array32byte

628.pop2\_s: Same as 621.wrf\_s

Benchmarks using Fortran, C, and C++:

-prof-gen(pass 1) -prof-use(pass 2) -O2 -xCORE-AVX512 -qopt-prefetch  
-ipo -O3 -ffinite-math-only -no-prec-div -qopt-mem-layout-trans=3  
-DSPEC\_SUPPRESS\_OPENMP -qopenmp -DSPEC\_OPENMP -nostandard-realloc-lhs  
-align array32byte

## Peak Other Flags

C benchmarks:

-m64 -std=c11

Fortran benchmarks:

-m64

Benchmarks using both Fortran and C:

-m64 -std=c11

Benchmarks using Fortran, C, and C++:

-m64 -std=c11



# SPEC CPU®2017 Floating Point Speed Result

Copyright 2017-2020 Standard Performance Evaluation Corporation

## Cisco Systems

Cisco UCS B200 M5 (Intel Xeon Gold 6136,  
3.00 GHz)

**SPECSpeed®2017\_fp\_base = 104**

**SPECSpeed®2017\_fp\_peak = 105**

**CPU2017 License:** 9019

**Test Date:** Dec-2017

**Test Sponsor:** Cisco Systems

**Hardware Availability:** Aug-2017

**Tested by:** Cisco Systems

**Software Availability:** Sep-2017

The flags files that were used to format this result can be browsed at

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.html>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.html>

You can also download the XML flags sources by saving the following links:

<http://www.spec.org/cpu2017/flags/Intel-ic18.0-official-linux64.xml>

<http://www.spec.org/cpu2017/flags/Cisco-Platform-Settings-V1.2-revH.xml>

SPEC CPU and SPECSpeed are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester. For other inquiries, please contact [info@spec.org](mailto:info@spec.org).

Tested with SPEC CPU®2017 v1.0.2 on 2017-12-19 00:33:21-0500.

Report generated on 2020-08-05 14:53:36 by CPU2017 PDF formatter v6255.

Originally published on 2018-02-23.